4

Notice of Allowability	Application No.	Applicant(s)	
	10/790,381	LUKANC ET AL.	
	Examiner	Art Unit	
	Suchin Parihar	2825	
		-La	
The MAILING DATE of this communication appeal claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIOF the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in this ap or other appropriate communicatio IGHTS. This application is subject	pplication. If not included n will be mailed in due co	urse. THIS
1. This communication is responsive to after-final amendment	nt filed 8/2/2007.		
2. ☑ 7he allowed claim(s) is/are <u>1-13 and 15-21</u> .		·	
 Acknowledgment is made of a claim for foreign priority ur All b) ☐ Some* c) ☐ None of the: 	nder 35 U.S.C. § 119(a)-(d) or (f).		
 Certified copies of the priority documents have 	e been received.		
2. Certified copies of the priority documents have	e been received in Application No	·	
Copies of the certified copies of the priority do	cuments have been received in this	national stage application	n from the
International Bureau (PCT Rule 17.2(a)).			
* Certified copies not received:			
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONN THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		complying with the requi	rements
 A SUBSTITUTE OATH OR DECLARATION must be subm INFORMAL PATENT APPLICATION (PTO-152) which give 			TICE OF
5. CORRECTED DRAWINGS (as "replacement sheets") mus	st be submitted.		
(a) including changes required by the Notice of Draftspers		-948) attached	
1) 🗌 hereto or 2) 🔲 to Paper No./Mail Date			
(b) including changes required by the attached Examiner's Paper No./Mail Date	s Amendment / Comment or in the	Office action of	
Identifying indicia such as the application number (see 37 CFR 1 each sheet. Replacement sheet(s) should be labeled as such in t			ack) of
 DEPOSIT OF and/or INFORMATION about the depo attached Examiner's comment regarding REQUIREMENT 			e the
Attachment(s) 1. ☑ Notice of References Cited (PTO-892)	E 🗆 Notice of Informal (Detect Application	
 Notice of References Cited (P10-692) Dotice of Draftperson's Patent Drawing Review (PT0-948) 	 5. ☐ Notice of Informal f 6. ☐ Interview Summary 	, ,	
2. Motice of Draitperson's Faterit Drawing Review (F10-946)	Paper No./Mail Da	ite	
 Information Disclosure Statements (PTO/SB/08), Paper No./Mail Date 	✓. ☐ Examiner's Amend		,
 Examiner's Comment Regarding Requirement for Deposit of Biological Material 	8. 🛛 Examiner's Statem	ent of Reasons for Allowa	ance
	9.	HACK CHIANG) RVISORY PATENT EX	AMINER

Application/Control Number: 10/790,381 Page 2

Art Unit: 2825

DETAILED ACTION

Reasons For Allowance

1. The following is an examiner's statement of reasons for allowance:
Claims 1-13 and 15-21 are allowed because the prior art made of record does not teach or suggest a method of producing an integrated circuit device layout representation corresponding to an IC device design in the manner as recited in the claims.

- 2. With respect to claims 1-11, the prior art fails to teach the combination of steps in claim 1 including the following particular steps as recited in claim 1:
- (e) modifying at least one of (i) portions of the layout representation which include structures demonstrating poor manufacturability and (ii) portions of the layout representation in which extra manufacturability margin is present;

wherein for portions of the layout representation including structures demonstrating poor manufacturability, step (e) includes:

at least one of (i) providing more space between adjacent structures, (ii) decreasing linewidth of one or more structures, and (iii) making edges of one or more structures wider.

3. With respect to claims 12-13 and 15-21, the prior art fails to teach the combination of steps in claim 12 including the following particular steps as recited in claim 12:

evaluating a scanning electron microscope (SEM) image of the selected exemplary layout portion printed on a wafer;

identifying areas on the SEM image that are problematic with respect to manufacturability; and

for each problematic area on the SEM image, locating the corresponding portion of the simulation image and determining acceptable ranges for the one or more metrics based on the simulation image.

- 4. With respect to claims 16-21, the prior art fails to teach the combination of steps in claim 16 including the following particular steps as recited in claim 16:
- (e) modifying at least one of (i) portions of the layout representation which include structures demonstrating poor manufacturability and (ii) portions of the layout representation in which extra manufacturability margin is present;

wherein for portions of the layout representation in which extra manufacturability margin is present, step (e) includes:

at least one of (i) moving outer corners of structures closer to adjacent structures, (ii) moving contacts closer to inner corners of metal lines, (iii) moving contacts closer to polysilicon end caps, (iv) reshaping active or metal layers to maintain width and space, and (v) adding side extensions to polysilicon end caps.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Suchin Parihar whose telephone number is 571-272-6210. The examiner can normally be reached on Mon-Fri, 8:30am-5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jack Chiang can be reached on 571-272-7483. The fax phone number for

Application/Control Number: 10/790,381

Art Unit: 2825

the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Suchin Parihar Examiner AU 2825

SUPERVISORY PATENT EXAMINER

Page 4